


# MS-7687

Version :1.0


1	Cover Sheet
2	System Block Diagram
3	Clock Distribution
4	CPU-CLK/Control/MISC/PEG
5	CPU-Memory
6	CPU-Power
7	CPU-GND
8	DDR III DIMM 1
9	DDR III DIMM 2
10	PCH-PCI/E/DMI/USB/CLK
11	PCH-SATA/HOST/FAN/GPIO/VGA
12	PCH-SMB/LPC/AUDIO/RTC
13	PCH-POWER
14	PCH-GND/NVRAM
15	SIO-NCT6776F
16	PCIE x16 & x1 Slots
17	Gigabit LAN - RTL8111E
18	Audio Codec ALC662
19	VGA / SATA / FAN /DVI Port
20	Front / Rear USB Connectors
21	PCH & ME Core Power
22	CPU_VTT
23	VCC_SA POWER
24	DDR Power
25	VRD12- NCP6151S52
26	NCP5901 VCCP & VGFX POWER
27	ATX F_Panel/EMI/LED
28	USB PW-Discharge
29	Manual & Option parts
30	DP POWER CONSUMPTION
31	HISTORY


**CPU :****INTEL Sandy Bridge Processor****System Chipset :****INTEL Cougar Point Chipset****On Board Chipset :****VRM 12 -- NCP6151S52****Gigabit LAN -- RTL8111E-VB-GR-RH****HDA Codec -- Realtek ALC662****Super I/O -- SIO-NCT6776F****SPI Flash 32Mb****Main Memory :****2 Channel DDR III \* 2(Max 8GB)****Expansion Slot :****PCI Express x16 Slot \* 1****PCI Express x1 Slot \* 2**


vinafix




<http://vinafix.vn>



 <b>MICRO-START INT'L CO.,LTD.</b>		
Title <b>Clock MAP</b>		
Size	Document Number <b>Lenovo IH61M</b>	Rev <b>1.0</b>
Date: Wednesday, February 23, 2011	Sheet 3	of 33











# DDR3 DIMM\_A1



DDR3

9 SMBCLK\_DDR <-- R206 33R0402 --> SMB\_CLK\_MAIN 12,19,28  
9 SMBDATA\_DDR <-- R211 33R0402 --> SMB\_DATA\_MAIN 12,19,28

# DDR3 DIMM\_B1









have an internal weak pull-up -  
Default destination is SPI


**Intel Update**


BOOT DEVICE	GNT1#	SATA1GP
LPC	0	0
PCI	1	0
SPI	1	1




## REQUIRED STRAPS














RESET






### BOM Option for Lenovo





<b><u>Power LED</u></b>		
	LED_VDR	LED_VL
24/25	R	R
26	L	R
27/28	R/L (not used)	R





## POWER ON STRAPPING PIN NCT6776F





Intel DSW + DEEP S5




### G3 w/RTC Loss to S4/S5 (With Deep S4/S5 Support) Timing Diagram




# PCI EXPRESS X16 SLOT



## PCI EXPRESS x1-PORT




## PCI EXPRESS x1-PORT



**Controller**  
R15 value should be 2.49K (1%) for all application.

TOP 層打9個VIA到 GND. Make Nine through holes at the center of IC board The back side of IC is GND. 請特別注意



**Power consumption**








	1G	100M
3.3V	103mA	TBD
1.5V	367mA	TBD
1.8V	198mA	TBD

**Lenovo / common spec 2.0**










WOL	status	Yellow	Gm/Gr
don't care	No Link	off	off
off	S3/S4/S5	off	off
on	S3/S4/S5	off	off
on	10M.inactive	Yellow	off
on	10M.active	Yellow	off
on	100M.inactive	Yellow	Green
on	100M.active	Yellow	Green
on	1G.inactive	Yellow	Orange
on	1G.active	Yellow	Orange

Dual Color LED

D4 Green  
D4 Orange












# Front Panel and Rear I/O USB Connector


## Rear USB Connector For USB Port 0 / 1




## Rear USB Connector For USB Port 2 / 3





## Front Panel USB Connector For USB Port 6 / 7



## Front Panel USB Connector For USB Port 8 / 9




## Front Panel USB Connector For USB Port 10 / 11













CPU CRORE : OCP Min=134A , OCP Max=168A , OVP=DAC+175mV  
 GFX CRORE : OCP Min=42A , OCP Max=52.5A , OVP=DAC+175mV

# VOLTAGE REGULATOR MODULE (VRD12)


ENABLE INPUT	Enable High Input Leakage Current	External IC pull-up to 3.3V	1.0	uA
Upper Threshold			0.4	
Lower Threshold			0.4	
Logic Symbol				





PWM ADDRESS		
RESISTOR VALUE	SVID ADDRESS FOR VCORE RAIL	SVID ADDRESS FOR V_GT RAIL
10K	0000	0001
25K	0010	0011
45K	0100	0101
70K	0110	0111
95K	1000	1001
125K	1010	1011
165K	1100	1101



RESISTOR VALUE	BOOT VOLTAGE
10K	0V
25K	0.85V
45K	0.9V
70K	0.95V
95K	1V
125K	1.1V
165K	1.5V





# **+CPU\_VCCP**





112A TDC:85A



## **+CPU\_VCCP Output Caps**





# **+CPU\_GFX**



## **ATX12V Power Connector**






HD (IDE Hard Disk Active LED)		Pin 1:LED anode(+) Pin 8:LED cathode(-)
(Power LED)	Pin 3:LED cathode(-) (green) Pin 2:LED cathode(-) (yellow)	
Power Switch	Open:Normal Operation Close:Power on /Off	
<b>LED Status (Dual color LED)</b>		
System State	Dual Color POWER LED State	
S0	Steady Green	
S1	Green Blinking (frequency is under 1Hz)	
S3	Steady Yellow	
S4/S5	Off	
Default S5 in lose power , note series resistor is 330Ω		




## Manual Parts




P30-0768710-E36

XU1\_X2  
X\_CPU RETENTION BACKPLATE



VBAT-S1




BAT-BCR2032P-RH

USB LAN



RJ45\_USBX2





U3\_X1.1




U3\_X1.2



XU1\_X1  
CPU SOCKET




## Simulation




## PCB Mounting Holes

### Mounting Holes



## Optics Orientation Holes

### Optical Fiducial Marks-120



For Moat CAP

<http://vinafix.vn>


 <b>MICRO-START INT'L CO.,LTD.</b>			
Title <b>Manual Parts &amp; Option Parts</b>			
Size	Document Number		Rev
	<b>Lenovo IH61M</b>		<b>1.0</b>
Date:	Wednesday, February 23, 2011	Sheet	29 of 33



Table 2-27. Functional Strap Definitions (Sheet 1 of 5)

Signal	Usage	When Sampled	Comment
SPKR	No Reboot	Rising edge of PWRCK	The signal has a weak internal pull-down. Note: The internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Cougar Point will disable the TCO Timer system reboot feature). The status of the <b>SPKR</b> is readable via the NO_REBOOT bit (Chipset Config Registers: Offset 3410h:Bit 5).
INIT3_V#	Reserved	Rising edge of PWRCK	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. <b>NOTE:</b> This signal should not be pulled low.

Table 2-27. Functional Strap Definitions (Sheet 2 of 5)

Signal	Usage	When Sampled	Comment
GNT3# / GPIO55	Top-Block Swap Override	Rising edge of PWRCK	The signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode (Cougar Point inverts A16 for all cycles targeting BIOS space). The status of this strap is readable via the Top Swap bit (Chipset Config Registers: Offset 3414h:Bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
INTVRMEN	Integrated 1.05 V VIM Enable / Disable	Always	Integrated 1.05 V VIMs is enabled when high. <b>NOTE:</b> This signal should always be pulled high.
GNT1# / GPIO51	Boot BIOS Strap Bit 1: BIOS	Rising edge of PWRCK	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. This field determines the destination of accesses to the BIOS memory range. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap. <b>DR11</b> <b>DR10</b> <b>Boot BIOS Destination</b> 0   1   Reserved 1   0   PCI 1   1   SPI 0   0   LPC <b>NOTE:</b> If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Cougar Point require SPI flash connected directly to the Cougar Point's SPI bus with a valid descriptor in order to boot. <b>NOTE:</b> Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GBE LAN. <b>NOTE:</b> PCI Boot BIOS destination is not supported on Mobile.

Table 2-27. Functional Strap Definitions (Sheet 3 of 5)

Signal	Usage	When Sampled	Comment
SATA0/GP/GPIO19	Boot BIOS Strap Bit 0: BIOS	Rising edge of PWRCK	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. This field determines the destination of accesses to the BIOS memory range. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. <b>DR11</b> <b>DR10</b> <b>Boot BIOS Destination</b> 0   1   Reserved 1   0   PCI 1   1   SPI 0   0   LPC <b>NOTE:</b> If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Cougar Point require SPI flash connected directly to the Cougar Point's SPI bus with a valid descriptor in order to boot. <b>NOTE:</b> Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GBE LAN. <b>NOTE:</b> PCI Boot BIOS destination is not supported on mobile.
GNT2# / GPIO53	ESI Strap (Server Only)	Rising edge of PWRCK	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. Tying this strap low configures DMI for ESI compatible operation. <b>NOTE:</b> ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.

Table 2-27. Functional Strap Definitions (Sheet 4 of 5)

Signal	Usage	When Sampled	Comment
SEDO_CTRLDA TA	Port B Detected	Rising edge of PWRCK	When "1": Port B is detected; When "0": Port B is not detected. This signal has a weak internal pull-down. <b>NOTE:</b> The internal pull-down is disabled after PLTRST# deasserts.
DORC_CTRLDA TA	Port C Detected	Rising edge of PWRCK	When "1": Port C is detected; When "0": Port C is not detected. This signal has a weak internal pull-down. <b>NOTE:</b> The internal pull-down is disabled after PLTRST# deasserts.
DDPD_CTRLDA TA	Port D Detected	Rising edge of PWRCK	When "1": Port D is detected; When "0": Port D is not detected. This signal has a weak internal pull-down. <b>NOTE:</b> The internal pull-down is disabled after PLTRST# deasserts.
DSWVRMEN	Deep SA/SS Well On-Die Voltage Regulator Enable	Always	If strap is sampled high, the Integrated Deep SA/SS Well (DSW) On-Die VR mode is enabled.
SATA2/GP/GPIO36	Reserved	Rising edge of PWRCK	This signal has a weak internal pull-down. Note: The internal pull-down is disabled after PLTRST# deasserts. <b>NOTE:</b> This signal should not be pulled high when strap is sampled.
SATA3/GP/GPIO37	Reserved	Rising edge of PWRCK	This signal has a weak internal pull-down. Note: The internal pull-down is disabled after PLTRST# deasserts. <b>NOTE:</b> This signal should not be pulled high when strap is sampled.

**NOTE:** See Section 3.1 for full details on pull-up/pull-down resistors.

Table 2-27. Functional Strap Definitions (Sheet 4 of 5)

Signal	Usage	When Sampled	Comment
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	Rising edge of RSMRST#	Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. <b>NOTE:</b> The weak internal pull-down is disabled after PLTRST# deasserts. <b>NOTE:</b> Asserting the HDA_SDO high on the rising edge of RSMRST# will also halt Intel® Management Engine after chipset bringup and disable various Intel ME features. This is a debug mode and must not be asserted after manufacturing/debug.
DF_TVS	DMI and FDI Tx/Rx Termination Voltage	Rising edge of PWRCK	This signal has a weak internal pull-down. Note: The internal pull-down is disabled after PLTRST# deasserts.
GPIO2B	On-Die PLL Voltage Regulator	Rising edge of RSMRST# pin	This signal has a weak internal pull-up. <b>NOTE:</b> The internal pull-up is disabled after RSMRST# deasserts. The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	This signal has a weak internal pull-down. On-Die PLL VR is supplied by 1.5 V when sampled high, 1.8 V when sampled low.
GPIO1B	TLS Confidentiality	Rising edge of RSMRST# pin	Low = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High = Intel ME Crypto TLS cipher suite with confidentiality. This signal has a weak internal pull-down. <b>NOTE:</b> The weak internal pull-down is disabled after RSMRST# deasserts. <b>NOTE:</b> A strong pull-up may be needed for GPIO functionality. <b>NOTE:</b> This signal must be pulled up to support Intel SRAT and Intel AMT with TLS. Intel ME configuration parameters also need to be set correctly to enable TLS.
L_DDC_DATA	LVDS Detected	Rising edge of PWRCK	When "1": LVDS is detected; When "0": LVDS is not detected. This signal has a weak internal pull-down. Note: The internal pull-down is disabled after PLTRST# deasserts.

## PCH

GPIO	Alt Func	I/O/NC	Power	Tol	Default	Signal Name
GPIO[0]	BMBUSY#	I/O	Core	3.3V	GPI	BM_BUSY#
GPIO[1]	TACH1	I/O	Core	3.3V	GPI	NC
GPIO[5:2]	PIRQ[H:E]#	I/OD	Core	5V	GPI	PIRQ#[H:E]
GPIO[7:6]	TACH[3:2]	I/O	Core	3.3V	GPI	NC
GPIO[8]	unmuxed	I/O	Resume	3.3V	GPO	NC
GPIO[9]	OC5#	I/O	Resume	3.3V	Native	USB_OCP#5
GPIO[10]	OC6#	I/O	Resume	3.3V	Native	USB_OCP#6
GPIO[11]	SMBALERT#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[12]	LAN_PHY_PWR_CTRL	I/O	Resume	3.3V	GPI	NC
GPIO[13]	unmuxed	I/O	Resume	3.3V	GPI	SIO_PME#
GPIO[14]	OC7#	I/O	Resume	3.3V	Native	USB_OCP#7
GPIO[15]	unmuxed	I/O	Resume	3.3V	GPO	NC
GPIO[16]	SATA4GP	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[17]	TACH0	I/O	Core	3.3V	GPI	NC
GPIO[18]	PCIECLKRQ1#	I/O	Core	3.3V	Native	Pull-Hi
GPIO[19]	SATA1GP	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[20]	PCIECLKRQ2#	I/O	Core	3.3V	Native	Pull-Hi
GPIO[21]	SATA0GP	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[22]	SCLOCK	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[23]	LDRQ1#	I/O	Core	3.3V	Native	NC
GPIO[24]	unmuxed	I/O	Resume	3.3V	GPO	NC
GPIO[25]	PCIECLKRQ3#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[26]	PCIECLKRQ4#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[27]	unmuxed	I/O	Resume	3.3V	GPO	NC
GPIO[28]	unmuxed	I/O	Resume	3.3V	GPO	USB_MODE
GPIO[29]	SLP_LAN#	I/O	Resume	3.3V	GPI	NC
GPIO[30]	SUS_PWR_DN_ACK	I/O	Resume	3.3V	GPI	Pull-Hi
GPIO[31]	ACPRESENT	I/O	Resume	3.3V	GPI	Pull-Hi
GPIO[32]	unmuxed	I/O	Core	3.3V	GPO	SPI_WP#
GPIO[33]	unmuxed	I/O	Core	3.3V	GPO	NC
GPIO[34]	STP_PCI#	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[35]	SATACLKREQ#	I/O	Core	3.3V	GPO	NC
GPIO[36]	SATA2GP	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[37]	SATA3GP	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[38]	SLOAD	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[39]	SDATAOUT0	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[43:40]	OC[4:1]#	I/O	Resume	3.3V	Native	USB_OCP#[1:4]
GPIO[44]	PCIECLKRQ5#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[45]	PCIECLKRQ6#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[46]	PCIECLKRQ7#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[47]	PEG_A_CLKRQ#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[48]	SDATAOUT1	I/O	Core	3.3V	GPI	NC
GPIO[49]	SATA5GP	I/O	Core	3.3V	GPI	Pull-Hi
GPIO[50]	REQ1#	I/O	Core	5V	Native	PREQ#1
GPIO[51]	GNT1#	I/O	Core	3.3V	Native	PGNT#1
GPIO[52]	REQ2#	I/O	Core	5V	Native	PREQ#2
GPIO[53]	GNT2#	I/O	Core	3.3V	Native	PGNT#2
GPIO[54]	REQ3#	I/O	Core	5V	Native	PREQ#3
GPIO[55]	GNT3#	I/O	Core	3.3V	Native	PGNT#3
GPIO[56]	PEG_B_CLKRQ#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[57]	unmuxed	I/O	Resume	3.3V	GPI	USB_DET1
GPIO[58]	SML1CLK	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[59]	OC#0	I/O	Resume	3.3V	Native	USB_OCP#0
GPIO[60]	SML0ALERT#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[61]	SUS_STAT#	I/O	Resume	3.3V	Native	USB_DET2
GPIO[62]	SUSCLK	I/O	Resume	3.3V	Native	NC
GPIO[63]	SLP_S5#	I/O	Resume	3.3V	Native	SLP_S5#
GPIO[64:67]	CLKOUTFLEX	I/O	Core	3.3V	Native	NC
GPIO[72]	unmuxed	I/O	Resume	3.3V	Native	USB_DET3
GPIO[73]	PCIECLKRQ0#	I/O	Resume	3.3V	Native	PCIECLKRQ0#
GPIO[74]	SML1ALERT#	I/O	Resume	3.3V	Native	Pull-Hi
GPIO[75]	SML1DATA	I/O	Resume	3.3V	Native	Pull-Hi


## SIO(6776F)

PIN NAME	USAGE	Input/Output	NOTES
GPIO[5:0]	UNUSED		
GPIO6	SKTOCC#	INPUT	
GPIO7	UNUSED		
GPIO10	BOARD_ID1		
GPIO11	BOARD_ID0		
GPIO12	LOW_PWR		
GPIO13	UNUSED		
GPIO14	UNUSED		
GPIO15	LED_VSB	OUTPUT	
GPIO16	LED_VCC	OUTPUT	
GPIO17	PAS_DET#	INPUT	
GPIO20	PLTRST_BUS1#	OUTPUT	PCI RESET BUFFER1
GPIO21	PLTRST_BUS2#	OUTPUT	PCI RESET BUFFER2
GPIO22	UNUSED		
GPIO23	UNUSED		
GPIO24	ATX_PWROK	INPUT	ATX POWER OK INPUT
GPIO26	PSIN#	INPUT	FRONT PANNEL POWER BUTTON
GPIO27	PWRBTN#	OUTPUT	POWER BUTTON BUFFER OUT
GPIO30	SLP_S3#	INPUT	
GPIO31	PSON#	OUTPUT	OUTPUT FOR ATX POWER ON
GPIO32	SIO_PWROK	OUTPUT	RESERVE FOR PWRGD_3V
GPIO33	RSMRST#	OUTPUT	
GPIO40	UNUSED		
GPIO41	DVI_C_HPD_DP		
GPIO42	FP_AUD_DET#	INPUT	FRONT AUDIO CABLE DETECTION
GPIO43	UNUSED		

## DDR-III DIMM Config.

DEVICE	ADDRESS	CLK
DIMM 1	00	MEM_MA_CLK_H0/LO MEM_MA_CLK_H1/L1
DIMM 2	10	MEM_MB_CLK_H0/LO MEM_MB_CLK_H1/L1

## PWROK MAP



### G3 w/RTC Loss to S4/S5 (With Deep S4/S5 Support) Timing Diagram

